Notice: Undefined variable: video_image_popup in /var/www/clients/client1/web12/web/product.php on line 1084

FMC DAC 14-bit @ 2.5 GSPS Module

  • FPGA Mezzanine Card (FMC) per VITA-57
  • Single module
  • Single AD9739 DAC 14-bit at 2.5 GSPS
  • 2Vpp Differential Analog Output Swing
  • Programmable DSP Clock
  • Dynamic performance:
    • 8 QAM carriers @ 400MHz IF: -71dBc
    • 16QAM carriers @ 400MHz IF: -68dBc
    • 32QAM carriers @ 400MHz IF: -65dBc
    • 72QAM carriers @ 600MHz IF: -61dBC
  • Single Tone NSD @ 2.4GSPS:
    • 166 dBm/Hz @ 100MHz IF
    • 162 dBm/Hz @ 1 GHz IF
  • Connection via MMCX
    • Analog out
    • Ref clock input
    • Trig input
    • Trig output
    • GPIO

Download Datasheet Add to Info Request

add to compare
0

The FMC221 is an FPGA Mezzanine Module per VITA 57 specification. The FMC221 has a single DAC 14-bit at 2.5 GSPS. The DAC converter utilizes the Analog Devices AD9739. The FMC221 is designed for synthesizing of broadband signals, with enhanced linearity and band flatness performances. The Analog output current can be programmed over a range of 8.66 mA to 31.66 mA.

Key Features
  • FPGA Mezzanine Card (FMC) per VITA-57
  • Single module
  • Single AD9739 DAC 14-bit at 2.5 GSPS
  • 2Vpp Differential Analog Output Swing
  • Programmable DSP Clock
  • Dynamic performance:
    • 8 QAM carriers @ 400MHz IF: -71dBc
    • 16QAM carriers @ 400MHz IF: -68dBc
    • 32QAM carriers @ 400MHz IF: -65dBc
    • 72QAM carriers @ 600MHz IF: -61dBC
  • Single Tone NSD @ 2.4GSPS:
    • 166 dBm/Hz @ 100MHz IF
    • 162 dBm/Hz @ 1 GHz IF
  • Connection via MMCX
    • Analog out
    • Ref clock input
    • Trig input
    • Trig output
    • GPIO
Benefits
  • Array of FMC’s and FMC carriers available from VadaTech
  • Design utilizes proven VadaTech subcomponents and engineering techniques
  • Electrical, mechanical, software, and system-level
     expertise in house
  • Full ecosystem of front and rear boards, enclosures, specialty modules, and test/dev products from one source
  • AS9100 and ISO9001 certified company
Specifications
Specifications

Block diagram

Related Products

AMC515

AMC FPGA Carrier for FMC, Virtex-7

  • AMC FPGA carrier for FPGA Mezzanine Card (FMC) per VITA-57
  • Xilinx Virtex-7 XC7V2000T in 1925 package
  • AMC Ports 4-11 are routed to FPGA (protocols such as PCIe, SRIO, XAUI, etc. are FPGA programmable)
  • AMC FCLKA, TCLKA, TCLKB, TCLKC and TCLKD
  • On board PLL for buffering/multiplying and jitter cleaner
  • Option for 2GB of DDR3 memory to FPGA
  • On board Freescale QorIQ PPC2040 with 2 GB DDR-III
  • Serial Over LAN (SOL) with hardware RNG
View product AMC515 Data Sheet

AMC532

Altera 5SGXEA FPGA AMC Carrier for FMC

  • AMC FPGA based on Altera Stratix-V (5SGXEA) in F1932 package
  • Single module, mid-size or full-size
  • VITA 57.1 FMC HPC Connector (compatible with LPC)
  • All FMC LA, HA, HB pairs routed bi-directionally
  • AMC Ports 0-15, 17-20 and FMC ports DP0-9 are routed for high speed SERDES protocols
  • High-speed SERDES protocols such as PCIe x4, SRIO, XAUI, 1000Base-X are FPGA programmable
  • On board PLL for buffering/multiplying and jitter cleaner (Stratum-3)
  • M-LVDS/LVDS Clock crossbar switch for flexible clock routing
  • 4GB of DDR3 memory to FPGA (4 channels x 1GB each)
  • Serial Over LAN (SOL) with hardware RNG
  • IPMI 2.0 compliant
View product AMC532 Data Sheet

FMC210

FMC ADC 10-bit @ 2.6 GSPS Module

  • FPGA Mezzanine Card (FMC) per VITA-57
  • Single ADC EV10AS150B @2.5 GSPS
  • Single module
  • 5 GHz Full Power Input Bandwidth (-3dB)
  • True single core architecture (no calibration required)
  • External Interleaving:Full scale analog input Voltage Span 500mVpp
    • Gain Adjust
    • Offset Adjust
    • Sampling Delay Adjust
  • All front panel input/outputs are via MMCX:
    • Analog Input
    • Reference clock
    • Trig in/out
    • General purpose I/O
  • Super low phase noise RF PLL Synthesizer
View product FMC210 Data Sheet

Info request

Create a list of products to inquire about for more information or quote request.