Notice: Undefined variable: video_image_popup in /var/www/clients/client1/web12/web/product.php on line 1084

FMC ADC 10-bit @ 2.6 GSPS Module

  • FPGA Mezzanine Card (FMC) per VITA-57
  • Single ADC EV10AS150B @2.5 GSPS
  • Single module
  • 5 GHz Full Power Input Bandwidth (-3dB)
  • True single core architecture (no calibration required)
  • External Interleaving:Full scale analog input Voltage Span 500mVpp
    • Gain Adjust
    • Offset Adjust
    • Sampling Delay Adjust
  • All front panel input/outputs are via MMCX:
    • Analog Input
    • Reference clock
    • Trig in/out
    • General purpose I/O
  • Super low phase noise RF PLL Synthesizer

Download Datasheet Add to Info Request

add to compare
0

The FMC210 is an FPGA Mezzanine Card per the VITA 57 specification with a high speedADC. The ADC converter utilizes the e2v EV10AS150B device which has a high linearityADC. The module has a super low phase noise RF PLL Synthesizer for sampling.

The ADC device has single Tone Performance in 1st Nyquist (–1 dBFS): ENOB = 8.0 bit,SFDR = –57 dBFS at 2.6 GSPS, Fin = 495 MHz and ENOB = 7.9 bit , SFDR = –57 dBFS at2.6 GSPS, Fin = 1295 Mhz, with the single Tone Performance in 2nd Nyquist (–3 dB): ENOB= 7.9 bit, SFDR = –59 dBFS at 2.6 GSPS, Fin = 2,595 MHz.

The module has a low Bit Error Rate (BER) of 10 to -12 at 2.6 GSPS with no missing codesat 2.6 GSPS, 1st and 2nd Nyquist.

Key Features
  • FPGA Mezzanine Card (FMC) per VITA-57
  • Single ADC EV10AS150B @2.5 GSPS
  • Single module
  • 5 GHz Full Power Input Bandwidth (-3dB)
  • True single core architecture (no calibration required)
  • External Interleaving:Full scale analog input Voltage Span 500mVpp
    • Gain Adjust
    • Offset Adjust
    • Sampling Delay Adjust
  • All front panel input/outputs are via MMCX:
    • Analog Input
    • Reference clock
    • Trig in/out
    • General purpose I/O
  • Super low phase noise RF PLL Synthesizer
Benefits
  • Array of FMC’s and FMC carriers available from VadaTech
  • Design utilizes proven VadaTech subcomponents and engineering techniques
  • Electrical, mechanical, software, and system-level
     expertise in house
  • Full ecosystem of front and rear boards, enclosures, specialty modules, and test/dev products from one source
  • AS9100 and ISO9001 certified company
Specifications
Specifications

Block diagram

Related Products

AMC518

Zynq-7000 FPGA Carrier for FMC, AMC

  • AMC FPGA carrier for FMC per VITA-57
  • Xilinx Zynq-7000 FPGA in FFG-900 package(XC7Z100 or XC7Z045) with embedded ARM®
  • Supported by DAQ Series™ data acquisitionsoftware
  • AMC Ports 4-11 are routed to FPGA per AMC.1,AMC.2 and AMC.4 (protocols such as PCIe,SRIO, XAUI, etc. are FPGA programmable)
  • Single module, mid-size AMC (full-size optional)
  • AMC FCLKA, TCLKA, TCLKB, TCLKC andTCLKD are routed
  • IPMI 2.0 compliant
View product AMC518 Data Sheet

AMC519

AMC FPGA Carrier for FMC, Artix-7

  • AMC FPGA carrier for FMC per VITA-57
  • Xilinx Artix-7 FPGA in FBG-676 package
  • AMC Ports 0 and 1 as GbE to FPGA
  • AMC Ports 4 and 8 are routed to FPGA per AMC.1, AMC.2 and AMC.4 (protocols such as PCIe, SRIO, GbE, etc. are FPGA programmable)
  • Clock jitter cleaner
  • IPMI 2.0 compliant
View product AMC519 Data Sheet

FMC223

FMC High-speed DAC 14-bit at 2.5 GSPS Module

  • FPGA Mezzanine Card (FMC) per VITA 57
  • Single module  AD9739 DAC 14-bit at 2.5 GSPS
  • 2 Vpp differential Analog output swing
  • Programmable DSP clock
  • Dynamic performance
    • 8 QAM carriers @ 400 MHz IF –71 dBc
    • 16 QAM carriers @ 400 MHz IF –68 dBc
    • 32 QAM carriers @ 400 MHz IF –65 dBc
    • 72 QAM carriers @ 600 MHz IF –61 dBc
  • Single tone NSD @ 2.4 GSPS
    • 166 dBm/Hz @ 100 MHz IF
    • 162 dBm/Hz @ 1 GHz IF
  • Connection via MMCX for Analog Out and Reference Clock Input
  • Connection via LVDS for TRIG In/Out and GPIO
  • RoHS compliant
View product FMC223 Data Sheet

Info request

Create a list of products to inquire about for more information or quote request.