Notice: Undefined variable: video_image_popup in /var/www/clients/client1/web12/web/product.php on line 1084

AMC902

Analog Filter, Gain Control with Dual Clock Conditioning

  • Dual analog IF input with programmable attenuator per channel
  • Filtered and amplified Analog IF output
  • Dual clock input with flexible routing to backplane
  • Attenuation configuration via Port 0 (GbE) or front panel serial port
  • Single-module mid-size (option for full-size)

Download Datasheet Add to Info Request

add to compare
0

The AMC902 accepts two analog Intermediate Frequency (IF) inputs via SSMC connectors. The analog signals are attenuated, amplified, filtered and amplified again before being output via SSMC. The attenuation is dynamic and user configurable by an on-board management processor, which is accessed through the backplane port 0 (GbE) or front panel RS-232 interface.

The module has dual front panel clock input via SSMC connectors. The first clock input is LVTTL compatible and the second clock is input as a sinewave. The clocks pass through a MLVDS Cross Bar Switch which can be configured to route the clocks to any combination of TCLKA/TCLKB/TCLKC and TCLKD.

Key Features
  • Dual analog IF input with programmable attenuator per channel
  • Filtered and amplified Analog IF output
  • Dual clock input with flexible routing to backplane
  • Attenuation configuration via Port 0 (GbE) or front panel serial port
  • Single-module mid-size (option for full-size)
Benefits
  • Programmable gain/attenuation provides signal conditioning such as may be needed for ADC inputs
  • Design utilizes proven VadaTech subcomponents and engineering techniques
  • Electrical, mechanical, software, and system-level expertise in house
  • Full system supply from industry leader
  • AS9100 and ISO9001 certified company
Specifications
Specifications

Block diagram

Related Products

AMC526

AMC Dual ADC, Virtex-7, 12-Bit @ 2.6 GSPS

  • Single module, mid-size per AMC.0• Conduction cooled version available
  • Dual AD9625 ADC, 12-Bit @ 2.6 GSPS in single module, mid-size
  • Xilinx Virtex-7 690T FPGA in FFG-1761 package
  • Quad bank QDR-II+ memory (576 Mb total) and 1Gb DDR3
  • AMC Ports 4-11 are routed to FPGA per AMC.1, AMC.2 and AMC.4 (PCIe, SRIO, XAUI, etc. are FPGA programmable)
  • AMC Ports 12-15 and 17-20 optionally routed to the FPGA
  • Internal, external or backplane clock with on-board wide-band PLL
  • IPMI 2.0 compliant
View product AMC526 Data Sheet

AMC527

AMC FPGA Carrier for FMCs, Virtex-7, QDR-II+

  • Xilinx Virtex-7 690T FPGA in FFG-1761 package
  • Quad bank QDR-II+ memory (576 Mb total) and 1GB DDR3
  • Conduction cooled version available
  • Single module, mid-size per AMC.0
  • AMC Ports 4-11 are routed to FPGA per AMC.1, AMC.2 and AMC.4 (PCIe, SRIO,XAUI, etc. are FPGA programmable)
  • AMC Ports 12-15 and 17-20 optionally routed to the FPGA
  • Internal, external or backplane clock with onboardwide-band PLL
  • IPMI 2.0 compliant
View product AMC527 Data Sheet

AMC592

Kintex UltraScale FPGA Carrier for FMC, AMC

  • AMC FPGA carrier for FMC per VITA-57
  • Xilinx UltraScale™ XCKU115 FPGA
  • Supported by DAQ Series™ data acquisition software
  • AMC Ports 12-15 and 17-20 are routed to the FPGA for direct FPGA to FPGA board communication
  • AMC Ports 4-11 are routed to FPGA per AMC.1, AMC.2 and AMC.4 (protocols such as PCIe, SRIO, 1/10/40GbE, etc. are FPGA programmable)
  • Two banks of 64-bit wide and a single bank of 32-bitwide DDR-4 for a total of 20GB
  • AMC FCLKA, TCLKA, TCLKB, TCLKC and TCLKD are routed
  • Clock jitter cleaner
  • Single module, mid-size AMC (full-size optional)
  • IPMI 2.0 compliant
View product AMC592 Data Sheet

Info request

Create a list of products to inquire about for more information or quote request.