

# VPX597

300 MHz to 6 GHz Octal Versatile  
Wideband Transceiver (MIMO),  
Kintex UltraScale™, 3U VPX



VPX597

## Key Features

- 3U FPGA Dual DAC and dual ADC per VITA 46
- Xilinx Kintex UltraScale™ XCKU115 FPGA
- Octo complete transceiver signal chain solution
- Tx synthesis bandwidth to 250 MHz
- Rx bandwidth: 8 MHz to 100 MHz
- Health Management through dedicated Processor

## Benefits

- High density transceiver with intensive data processing capability
- Observation channels for implementation of error correction functions
- Electrical, mechanical, software, and system-level expertise in house
- Full system supply from industry leader
- AS9100 and ISO9001 certified company

OpenVPX™



**vadatech**  
THE POWER OF VISION



# VPX597

The VPX597 is a wideband transceiver in 3U VPX form factor. The unit consists of four AD9371 connected to a Kintex UltraScale™ FPGA providing eight transceivers channels making it suitable for signal SDR, BTS, antenna systems, research and instrumentation.

The on-board re-configurable UltraScale™ XCKU115 FPGA interfaces via JESD204B directly to wideband transceivers. The FPGA has interface to two banks of DDR4 memory. This allows for maximum buffer sizes to be stored during processing as well as for queuing the data to the host connectors.

The module routes to the P1 connectors x16 high speed SERDES that could be configured as PCIe/SRIO/10GbE/Aurora, etc. To the P2 the module routes an additional x8 SERDES as well as x16 GPIO and x8 LVDS. The module has an onboard dedicated health management CPU which complies with the OpenVPX standard.

The unit is available in a range of temperature and shock/vib specifications per ANSI/VITA 47, up to V3 and OS2.

Please contact VadaTech for details of Conduction Cooled versions.



Figure 1: VPX597

# Block Diagram




Figure 2: VPX597 Block Diagram




Figure 3: RF Sub-system Block Diagram

# Reference Design

VadaTech provides an extensive range of Xilinx based FPGA products. The FPGA products are in two categories; FPGA boards with FMC carriers and FPGA products with high speed ADC and DACs. The FPGA products are designed in various architectures such as AMC modules, PCIe cards and Open VPX.

VadaTech provides a reference design implementation for our FPGAs complete with VHDL source code, documentation and configuration binaries. The reference design focuses on the I/O ring of the FPGA to demonstrate low-level operation of the interconnections between the FPGA and other circuits on the board and/or backplane. It is designed to prove out the hardware for early prototyping, engineering/factory diagnostics and customer acceptance of the hardware, but it does not strive to implement a particular end application. The reference VHDL reduces customer time to develop custom applications, as the code can be easily adapted to meet customer's application requirements.

The reference design allows you to test and validate the following functionality (where supported by the hardware):

- Base and Fabric channels
- Clocks
- Data transfers
- Memory
- User defined LEDs

Xilinx provides Vivado Design Suite for developing applications on Xilinx based FPGAs. VadaTech provides reference VHDL developed using the Vivado Design Suite for testing basic hardware functionality. The reference VHDL is provided royalty free to use and modify on VadaTech products, so can be used within applications at no additional cost. However, customers are restricted from redistributing the reference code and from use of this code for any other purpose (e.g. it should not be used on non-VadaTech hardware).

The reference VHDL is shipped in one or more files based on a number of ordering options. Not all ordering options have an impact on the FPGA and a new FPGA image is created for those options that have direct impact on the FPGA. Use the correct reference image to test your hardware. For more information, refer to the FPGA reference design manual for your device which can be accessed from customer support site along with the reference images.

## Supported Software

- Default FPGA image stored in flash memory
- Linux BSP
- Build Scripts
- Device Driver
- Reference application projects for other ordering options

The user may need to develop their own FPGA code or adapt VadaTech reference code to meet their application requirements. The supplied pre-compiled images may make use of hardware evaluation licenses, where necessary, instead of full licenses. This is because VadaTech does not provide licenses for the Vivado tool or Xilinx IP cores, so please contact Xilinx where these are required.

Xilinx also provides System Generator tools for developing Digital Signal Processing (DSP) applications.

See the following links:

[Xilinx Vivado Design Suite](#), [Xilinx System Generator for DSP](#).

The VPX597 is compatible with Analog Devices design tools for AD9371.

AD9371 Transceiver Evaluation Software

Connect Program Device File Tools Help

Config Iron Python Script Receive Data Transmit Data ObsRx Sniffer Data TDD/FDD Switching

RadioVerse™

DaughterCard  
AD9371

Configuration Calibration JESD204b Setup AGC GPIO Config 3v3 GPIO Rx Summary Tx Summary ObsRx/Sniffer Summary

TX1\_P, TX1\_N, TX2\_P, TX2\_N, TX000 Ext. LO, OR01\_P, OR01\_N, OR02\_P, OR02\_N, SNI01A\_P, SNI01A\_N, SNI02\_P, SNI02\_N, SNI03\_P, SNI03\_N, RX1\_P, RX1\_N, RX2\_P, RX2\_N, Rx Ext. LO

Microcontroller, Clock Generation, GPIO Auxiliary ADC, Auxiliary DAC, Control Interface, SPI Port

Device Clock: 122.88MHz

Rx Chnl: RX1\_RX2, Tx Chnl: TX1\_TX2, ObsRx Chnl: OBSON

Rx Profile: Rx 100MHz, IQRate 153.6MSPS, Dec5

Tx Profile: Tx 100/250MHz, IQRate 307.2MSPS, Dec5

Obs Profile: ORX 240MHz, IQRate 307.2MSPS, Dec5

Sniffer Profile: SFRx 20MHz, IQRate 38.4MSPS, Dec5

| PLL Type    | Freq(MHz)   |
|-------------|-------------|
| LO PLL      | 122.880000  |
| Tx PLL      | 2500.000000 |
| Rx PLL      | 2501.000000 |
| Sniffer PLL | 2500.000000 |

Zynq Platform: **Disconnected** Programmed Successfully

ANALOG DEVICES

# Specifications

| Architecture               |   |
|----------------------------|---|
| <b>Physical</b>            | <b>Dimensions</b> 3U, 1" pitch  |
| <b>FPGA</b>                | Xilinx Kintex UltraScale™ XCKU115   |
| Configuration              |   |
| <b>Power</b>               | ~40 W (dependent on FPGA load), could be as high as 65 W  |
| <b>Memory</b>              | Two banks of DDR4, 64-bit wide (16 GB total)  |
| <b>Front Panel</b>         | 22 Nanonics Coaxial   |
|                            | <b>Micro USB</b> RS-232 from Health Management and RS-232 from FPGA   |
|                            | <b>LEDs</b> User defined by the FPGA and Health Management  |
| <b>On-board Interfaces</b> | JTAG  |
| <b>VPX Interfaces</b>      | <b>Slot Profiles</b> See ordering options   |
|                            | <b>Rear IO</b> P1: x8 high speed serial links (PCIe, 10GbE/SRIO/Aurora per FPGA load)<br>P1: x8 high speed serial links (10GbE/SRIO/Aurora per FPGA load)<br>P2: x8 high speed serial links (10GbE/SRIO/Aurora per FPGA load) |
|                            | <b>Power Supplies</b> P0: VS1 = 12 V  |
| Other                      |   |
| <b>MTBF</b>                | MIL Hand book 217-F@ TBD hrs  |
| <b>Certifications</b>      | Designed to meet FCC, CE and UL certifications, where applicable  |
| <b>Standards</b>           | VadaTech is certified to both the ISO9001:2000 and AS9100B:2004 standards   |
| <b>Warranty</b>            | Two (2) years   |

## INTEGRATION SERVICES AND APPLICATION-READY PLATFORMS

VadaTech has a full ecosystem of OpenVPX, ATCA and MTCA products including chassis platforms, shelf managers, AMC modules, Switch and Payload Boards, Rear Transition Modules (RTMs), Power Modules, and more. The company also offers integration services as well as pre-configured Application-Ready Platforms. Please contact VadaTech Sales for more information.

# Ordering Options

## VPX597 – A00-DEF-GHJ

| A = RF Direct Clock Sampling                  | D = FPGA Speed                          | G = Applicable Slot Profiles  |
|---|---|---|
| 0 = Front Panel<br>1 = On-board wide band PLL | 1 = Reserved<br>2 = High<br>3 = Highest | 0 = 5 HP  |
| E = Clock Holdover Stability                  |   | H = Environmental   |
| 0 = Standard (XO)<br>1 = Stratum-3 (TCXO)     |   | See Environmental Specification Table below                                   |
| F = PCIe Option (P1)*                         |   | J = Conformal Coating   |
| 0 = No PCIe<br>1 = PCIe x4<br>2 = PCIe x8     |   | 0 = No coating<br>1 = Humiseal 1A33 Polyurethane<br>2 = Humiseal 1B31 Acrylic |

Notes: \*When the ports are not PCIe the lanes are electrically compatible with SRIO, XAUI, and other SerDes protocols

## Environmental Specification

| Option H                     | Air Cooled              |                          | Conduction Cooled       |                          |                          |
|------------------------------|-------------------------|--------------------------|-------------------------|--------------------------|--------------------------|
|                              | H = 0                   | H = 1                    | H = 2                   | H = 3                    | H = 4                    |
| <b>Operating Temperature</b> | AC1*<br>(0°C to +55°C)  | AC3*<br>(-40°C to +70°C) | CC1*<br>(0°C to +55°C)  | CC3*<br>(-40°C to +70°C) | CC4*<br>(-40°C to +85°C) |
| <b>Storage Temperature</b>   | C1*<br>(-40°C to +85°C) | C3*<br>(-50°C to +100°C) | C1*<br>(-40°C to +85°C) | C3*<br>(-50°C to +100°C) | C3*<br>(-50°C to +100°C) |
| <b>Operating Vibration</b>   | V2*<br>(0.04 g2/Hz max) | V2*<br>(0.04 g2/Hz max)  | V3*<br>(0.1 g2/Hz max)  | V3*<br>(0.1 g2/Hz max)   | V3<br>(0.1 g2/Hz max)    |
| <b>Storage Vibration</b>     | OS1*<br>(20g)           | OS1*<br>(20g)            | OS2*<br>(40g)           | OS2*<br>(40g)            | OS2*<br>(40g)            |
| <b>Humidity</b>              | 95% non-condensing      | 95% non-condensing       | 95% non-condensing      | 95% non-condensing       | 95% non-condensing       |

Notes: \*Nomenclature per ANSI/VITA 47. Contact local sales office for conduction cooled (H = 2, 3, 4).

## Related Products

### VPX516



- 3U FPGA carrier for FPGA Mezzanine Card (FMC) per VITA 46 and VITA 57
- Xilinx Virtex-7 690T FPGA in FFG-1761 package
- High-performance clock jitter cleaner

### VPX592



- 3U FPGA carrier for FPGA Mezzanine Card (FMC) per VITA 46 and VITA 57
- Xilinx Kintex UltraScale™ XCKU115 FPGA
- High-performance clock jitter cleaner

### VPX599



- Xilinx Kintex UltraScale™ XCKU115 FPGA
- Dual ADC @ 6.4 GSPS 12-bits
- Dual DAC @ 12 GSPS 16-bits (AD9162 or AD9164)

# Contact

## VadaTech Corporate Office

198 N. Gibson Road, Henderson, NV 89014

Phone: +1 702 896-3337 | Fax: +1 702 896-0332

## Asia Pacific Sales Office

7 Floor, No. 2, Wenhua Street, Neihu District, Taipei 114, Taiwan

Phone: +886-2-2627-7655 | Fax: +886-2-2627-7792

## VadaTech European Sales Office

VadaTech House, Bulls Copse Road, Southampton, SO40 9LR

Phone: +44 2380 016403

info@vadatech.com | www.vadatech.com

# Choose VadaTech

## We are technology leaders

- First-to-market silicon
- Constant innovation
- Open systems expertise

## We commit to our customers

- Partnerships power innovation
- Collaborative approach
- Mutual success

## We deliver complexity

- Complete signal chain
- System management
- Configurable solutions

## We manufacture in-house

- Agile production
- Accelerated deployment
- AS9100 accredited



## Trademarks and Disclaimer

The VadaTech logo is a registered trademark of VadaTech, Inc. Other registered trademarks are the property of their respective owners. AdvancedTCA™ and the AdvancedMC™ logo are trademarks of the PCI Industrial Computers Manufacturers Group. All rights reserved. Specification subject to change without notice.

© 2018 VadaTech Incorporated. All rights reserved.

DOC NO. 4FM737-12 REV 01 | VERSION 1.9 – SEP/18



**vadatech**  
THE POWER OF VISION