# **VPX752**

Intel<sup>®</sup> Xeon<sup>™</sup> SoC, PCle Gen3 and 10GbE (XAUI), 6U VPX



# **Key Features**

- 6U VPX module Intel 5<sup>th</sup> Generation Xeon-D SoC
- PCle Gen3 x16 (dual x8 or quad x4)
- Quad 10GbE XAUI
- Front-panel video out via DP with dual USB 3.0
- Dual front panel 100/1000/10G Ports
- Single XMC site with I/O expansion going to P5/P6
- Dual isolated RS-422/485 and a single RS-232 port
- Health Management through dedicated Processor

## **Benefits**

- High-density low-power System-on-Chip (SoC)
- Integrated Platform Controller Hub (PCH)
- 32 GB DDR4 with Error Correction Code (ECC) for enhanced reliability, availability and serviceability
- Electrical, mechanical, software, and system-level expertise in house
- Full system supply from industry leader
- AS9100 and ISO9001 certified company





## **VPX752**

The VPX752 is a processor module (VITA 46) for general purpose processing in demanding applications. Based on the Intel 5<sup>th</sup> generation Xeon-D processor, the efficient SoC design has low power consumption and integrated PCH technology.

The module provides quad 10GbE XAUI on P1 and PCIe Gen3 x16 (dual x8 or quad x4) on P2, together with quad GbE to P4. The GbE is software programmable on each port to run as 1000Base-TX or 1000Base-BX. It also provides Dual 100/1000/10G to the front panel, together with video out and dual USB 3.0 which can be used to implement a user interface for ease of maintenance.

The VPX752 provides 32 GB of DDR4 memory with ECC and Flash for the OS. The BIOS allows booting from onboard Flash, offboard SATA, PXE boot and USB. The module has a single XMC slot for additional I/O. The XMC I/O is routed to P5/P6.

The VPX752 has dual isolated RS-422/485 in addition to the single RS-232.

Linux OS is standard on the VPX752, consult VadaTech for other options.

The unit is available in a range of temperature and shock/vib specifications per ANSI/VITA 47, up to V3 and OS2.



Figure 1: VPX752

# **Block Diagram**




Figure 2: VPX752 Functional Block Diagram

## **Front Panel**



Figure 3: VPX752 Front Panel

# Pinout Block Diagram

	1	10 10				
	2	GbE x )00 BAS or or				
	3	GbE x4 1000BASE-TX or 1000BASE-B X				
	4					
	5 6	GbE x4 GbE x4 GbE x4 1000BASE-TX 1000BASE-TX 1000BASE-TX or or 0r 1000BASE-B X 1000BASE-B X 1000BASE-B X				
	6	GbE x4 1000BASE-TX or 1000BASE-B X				
	7	E x4 ASE- Ir ASE-F				
	8	TX 8 X				
	9	10				
	10	GbE x4 00BASE- or 00 BASE-				
_	11	GbE x4 1000BASE-TX or 1000BASE-B X				
Р3	12	TX 3 X				
	13	10				
	14	GbE x4 1000BASE-TX or 1000BASE-B X				
	15	: x4 4SE- r r \SE-I				
	16	TX 8				
	Row G	N/CI				

			-			
	1	PCle x4 Gen3			1	10GbE
	2				2	
	3				3	
	4				4	
	5	P Cle x4 Gen3			5	
	6				6	10GbE
	7	n3			7	бbЕ
	8		Configurable		8	
	9	PCIe x4 Gen3	as dual x8 or quad x4		9	10GbE
	10		or quad x4		10	
l_	11			_	11	
P2	12			P1	12	
	13	PCle x4 Gen3			13	10 GbE
	14				14	
	15				15	
	16				16	
	Row G	N/Cl			Row G	Management

	1	
	2	I/O
	3	C)6
	4	
	5	
	6	1/0
	7	C)6
	8	
	9	1/0 XMC
	10	(O VIC 6
_	11	N/C
P6	12	/c
	13	
	14	N/C
	15	/c
	16	
	Row G	N/Cl

	1			
	2	1/0 PMC J4		
	3	о С J4		
	4			
	5	1/0 PMC J4		
	6			
	7	'О С J4		
	8			
	9			
	10	1/0 PMC J4		
_	11	о С J4		
Р5	12			
	13			
	14	I/O PMCJ4		
	15	O CJ4		
	16			
	Row G	N/C		

	1			
	2	N/C		
	3	λ		
	4			
	5			
	6	z		
	7	N/C		
	8			
	9			
	10	N/C		
_	11	/c		
Р4	12			
	13	SATA x2		
	14	TA 2		
	15	N/C		
	16	/c		
	Row G	Management		

Figure 4: VPX752 Pinout Block Diagram

# **Specifications**

Dimensions	6U, 1" pitch			
VPX752	85W (fastest CPU)			
CPU	Intel 5th Generation Xeon D-1513N, D-1539, D-1548 or D-1577			
Memory	DDR4 32 GB with ECC, Flash			
Lanes	Gen3 x16 (dual x8 or quad x4)			
	Integrated			
Memory	BIOS flash			
10GbE	Dual 100/1000/10GbE via x 2 RJ-45			
Video	1x DP (Display Port)			
Serial	CPU RS-232 via Micro USB			
USB	2x USB 3.0			
Micro USB	RS-232 from FPGA and RS-232 from Health Management			
LEDs	User defined by Health Management			
	XMC site			
Slot Profiles	See Ordering Options			
Rear IO	ear IO 4x 10GbE KX4 on P1			
	16x PCIe Gen3 (dual x8 or quad x4) on P2			
	4x GbE on P3			
	RS232/422/485 on P4			
Power Supplies	On P0: VS1 = 12V			
OS Support	Linux default, contact Sales for VxWorks and Windows support requirements			
MIL Hand book 217-F@ TBD hrs				
Designed to meet FCC, CE and UL certifications, where applicable				
VadaTech is certified to both the ISO9001:2015 and AS9100D standards				
Two (2) years, see VadaTech Terms and Conditions				
	VPX752 CPU Memory Lanes  Memory 10GbE Video Serial USB Micro USB LEDs  Slot Profiles Rear IO  Power Supplies OS Support  MIL Hand book 217-F@ Designed to meet FCC, 0 VadaTech is certified to be			

#### INTEGRATION SERVICES AND APPLICATION-READY PLATFORMS

VadaTech has a full ecosystem of OpenVPX, ATCA and MTCA products including chassis platforms, shelf managers, AMC modules, Switch and Payload Boards, Rear Transition Modules (RTMs), Power Modules, and more. The company also offers integration services as well as preconfigured Application-Ready Platforms. Please contact VadaTech Sales for more information.

# **Ordering Options**

### VPX752 - ABC-0E0-GHJ

A = Processor		G = Applicable Slot Profiles
0 = 4C, 1.6 GHz, 6 MB LLC, Xeon D-1513N 1 = Reserved 2 = 8C, 2 GHz, 12 MB LLC, Xeon D-1548 3 = 16C, 1.3 GHz, 24 MB LLC, Xeon D-1577 4 = 8C, 1.6 GHz, 12 MB LLC, Xeon D-1539		0 = 5 HP, VITA 48.1
B = Trusted Platform Manager (TPM)	E = VPX Connector Type	H = Environmental
0 = No Platform Manager 1 = Platform Manager	0 = Standard 50u Gold Rugged 1 = KVPX Connectors	See Environmental Specification
C = XMC Connectors		J = Conformal Coating
0 = VITA 42 1 = VITA 61		0 = No coating 1 = Humiseal 1A33 Polyurethane 2 = Humiseal 1B31 Acrylic

### **Environmental Specification**

Air Cooled			Conduction Cooled			
Option H	H = 0	H = 1	H = 2	H = 3	H = 4	
Operating Temperature	AC1* (0°C to +55°C)	AC3* (-40°C to +70°C)	CC1* (0°C to +55°C)	CC3* (-40°C to +70°C)	CC4* (-40°C to +85°C)	
Storage Temperature	C1* (-40°C to +85°C)	C3* (-50°C to +100°C)	C1* (-40°C to +85°C)	C3* (-50°C to +100°C)	C3* (-50°C to +100°C)	
Operating Vibration	V2* (0.04 g2/Hz max)	V2* (0.04 g2/Hz max)	V3* (0.1 g2/Hz max)	V3* (0.1 g2/Hz max)	V3 (0.1 g2/Hz max)	
Storage Vibration	OS1* (20g)	OS1* (20g)	OS2* (40g)	OS2* (40g)	OS2* (40g)	
Humidity	95% non-condensing	95% non-condensing	95% non-condensing	95% non-condensing	95% non-condensing	

#### Notes:

<sup>\*</sup>Nomenclature per ANSI/VITA 47. Contact local sales office for conduction cooled (H = 2, 3, 4).

## **Related Products**



- 3U FPGA carrier for FPGA Mezzanine Card (FMC) per VITA 46 and VITA 57
- Xilinx Virtex-7 690T FPGA in FFG-1761 package
- High-performance clock jitter cleaner

VPX592



- 3U FPGA carrier for FMC per VITA 46 and VITA 57
- Xilinx Kintex UltraScale™ XCKU115 FPGA
- High-performance clock jitter cleaner

VPX599



- Xilinx Kintex UltraScale™ XCKU115 FPGA
- Dual ADC 12-bit @ 6.4 GSPS
- Dual DAC 16-bit @ 12 GSPS (AD9162 or AD9164)

# **Contact**

VadaTech Corporate Office

198 N. Gibson Road, Henderson, NV 89014 Phone: +1 702 896-3337 | Fax: +1 702 896-0332

Asia Pacific Sales Office

7 Floor, No. 2, Wenhu Street, Neihu District, Taipei 114, Taiwan Phone: +886-2-2627-7655 | Fax: +886-2-2627-7792

VadaTech European Sales Office

VadaTech House, Bulls Copse Road, Southampton, SO40 9LR Phone: +44 2380 016403

info@vadatech.com | www.vadatech.com

## **Choose VadaTech**

### We are technology leaders

- · First-to-market silicon
- · Constant innovation
- · Open systems expertise

#### We commit to our customers

- Partnerships power innovation
- · Collaborative approach
- Mutual success

### We deliver complexity

- · Complete signal chain
- · System management
- · Configurable solutions

#### We manufacture in-house

- · Agile production
- · Accelerated deployment
- AS9100 accredited





### **Trademarks and Disclaimer**

The VadaTech logo is a registered trademark of VadaTech, Inc. Other registered trademarks are the property of their respective owners.

AdvancedTCA™ and the AdvancedMC™ logo are trademarks of the PCI Industrial Computers Manufacturers Group. All rights reserved.

Specification subject to change without notice.