Notice: Undefined variable: video_image_popup in /var/www/clients/client1/web12/web/product.php on line 1084

3U FPGA Carrier for FMC, Virtex-7

  • 3U FPGA carrier for FPGA Mezzanine Card (FMC) per VITA-46 and VITA-57
  • Xilinx Virtex-7 690T FPGA in FFG-1761 package
  • High-performance clock jitter cleaner
  • VHDL reference design with source code
  • Protocols such as PCIe, SRIO, 10GbE/40GbE, etc. are FPGA programmable
  • Compatible with VadaTech and 3rd party FMCs
  • 2.5 GB of DDR3 Memory
  • Health Management through dedicated Processor

Download Datasheet Add to Info Request

add to compare

The VPX516 is a FPGA Carrier (VITA 46) with an FMC (VITA 57) interface. The unit has an on-board, re-configurable FPGA which interfaces directly to the FMC DP0-9 and all FMC LA/HA/HB pairs. The FPGA has interface to two DDR3 memory channels (64-bit wide and 16-bit wide). This allows for large buffer sizes to be stored during processing as well as for queuing the data to the host. The 64-bit wide bank is 2GB and the 16-bit wide bank is 512 MB.

The module supports dual GbE and, dependent on FPGA code loaded, PCIe up to Gen3 (dual x4 or x8 lane), or dual SRIO, 10GbE or 40GbE on P1. In addition, from the FPGA going to the P1 there are dual GTX that could be used as SATA or any other protocols. Additional x4 lanes are brought out to P2 for direct FPGA-to-FPGA connection using lightweight protocols such as Aurora (backplane dependent).

The VPX516 provide health management through the dedicated management processor (including temp, voltage, FRU info, etc.).

The unit is available in a range of temperature and shock/vib specifications per ANSI/VITA-47, up to V3 and OS2.

Key Features
  • 3U FPGA carrier for FPGA Mezzanine Card (FMC) per VITA-46 and VITA-57
  • Xilinx Virtex-7 690T FPGA in FFG-1761 package
  • High-performance clock jitter cleaner
  • VHDL reference design with source code
  • Protocols such as PCIe, SRIO, 10GbE/40GbE, etc. are FPGA programmable
  • Compatible with VadaTech and 3rd party FMCs
  • 2.5 GB of DDR3 Memory
  • Health Management through dedicated Processor
Benefits
  • Reference design with VHDL source code speeds application development
  • Full system supply from industry leader
  • AS9100 and ISO9001 certified company
Specifications
Specifications

Block diagram

Related Products

FMC214

70 MHz to 6 GHz Dual Versatile Wideband Transceiver (MIMO), FMC

  • Dual complete transceiver signal chain solution using Analog Devices AD9361 transceiver
  • Frequency range 70 MHz to 6 GHz with instantaneous bandwidth from 200 kHz to 56 MHz
  • MIMO transceiver is Time Domain Duplex (TDD) and Frequency Domain Duplex (FDD) compatible
  • Supported by DAQ Series™ data acquisition software
  • FPGA Mezzanine Card (FMC) per VITA 57
  • Multiplexed 2x RF inputs on each RF channel
  • On-board clocking or external clock with multi-cards ynchronization capability
  • Low Pin Count (LPC) 160-pin connector
View product FMC214 Data Sheet

FMC225

12-bit 4.0 GSPS ADC and 14-bit 5.7 GSPS DAC, FMC

  • FPGA Mezzanine Card (FMC) per VITA 57
  • TI ADC12J4000 ADC
    • Usable output bandwidth of 800 MHz at 4x decimation and 4000 MSPS
    • Usable output bandwidth of 100 MHz at 32x decimation and 4000 MSPS
    • Bypass Mode for full Nyquist output bandwidth
  • Analog Devices AD9129 DAC
    • DC-to-1.4 GHz in Baseband mode
    • DC-to-1.0 GHz in 2x Interpolation mode
    • 1.4 to 4.2 GHz in Mix-Mode
  • Supported by DAQ Series™ data acquisition software
  • Excellent dynamic performance
  • Front panel interface includes CLK In, Trig In, Analog In/Out, and GPIO
  • Ultra Low-Noise wide-band PLL
  • On-chip delay locked loops (DLLs) optimize timing between different clock domains.
View product FMC225 Data Sheet

FMC226

Dual ADC, 12-bit @ 4.0 GSPS, FMC

  • FPGA Mezzanine Card (FMC) per VITA 57
  • Dual Texas Instruments ADC12J4000 ADC
    • Four JESD204B lanes per ADC are routed to the FMC connector
    • Usable output bandwidth of 800 MHz at 4x decimation and 4000 MSPS
    • Usable output bandwidth of 100 MHz at 32x decimation and 4000 MSPS
  • Supported by DAQ Series™ data acquisition software
  • Excellent dynamic performance
  • Front panel interface includes CLK In, Trig In, Analog In, and GPIO
  • Ultra Low-Noise wide-band PLL
View product FMC226 Data Sheet

Info request

Create a list of products to inquire about for more information or quote request.