Notice: Undefined variable: video_image_popup in /var/www/clients/client1/web12/web/product.php on line 1084

Altera Carrier for FMC, Stratix-10™

  • Altera Stratix-10 (Option for GX1650 or GX2800)
  • AMC Ports 4-11 are routed to FPGA per AMC.1, AMC.2 and AMC.4
  • AMC Ports 12-15 and 17-20 are routed to the FPGA
  • Single module, mid-size AMC (full-size optional)
  • AMC FCLKA, TCLKA, TCLKB, TCLKC and TCLKD are routed
  • Clock jitter cleaner
  • 16 GB of DDR4 (dual bank of 64-bits)

Download Datasheet Add to Info Request

add to compare
0

The AMC538 is based on the Altera Stratix-10™ GX1650/2800 FPGA and is compliant to AMC.1, AMC.2, AMC.3 and/or AMC.4 specifications.

The module routes all LA/HA/HB and 10 DP SERDES to the FMC slot.

The onboard, re-configurable FPGA interfaces directly to the AMC FCLKA and TCLKA–D via a Cross Bar Switch (CBS) MLVDS. It also has two banks of DDR4 (64-bit wide) giving 16 GB total memory. This allows for large buffer sizes to be stored during processing as well as for queuing the data to the host.

See Intel FPGA Solutions for the advantages of using VadaTech products during application development.

 

 

VIDEO: Intel FPGA solutions at VadaTech: This video introduces the advantages of using VadaTech to build your new products embedding Intel FPGA SoC.

Key Features
  • Altera Stratix-10 (Option for GX1650 or GX2800)
  • AMC Ports 4-11 are routed to FPGA per AMC.1, AMC.2 and AMC.4
  • AMC Ports 12-15 and 17-20 are routed to the FPGA
  • Single module, mid-size AMC (full-size optional)
  • AMC FCLKA, TCLKA, TCLKB, TCLKC and TCLKD are routed
  • Clock jitter cleaner
  • 16 GB of DDR4 (dual bank of 64-bits)
Benefits
  • Stratix-10 FPGA
  • Dual Bank of 64-bit wide DDR4 memory allows larger buffer sizes while processing and queuing data to the host
  • Electrical, mechanical, software, and system-level expertise in house
  • Full system supply from industry leader
  • AS9100 and ISO9001 certified company
Specifications
Specifications

Block diagram

Related Products

AMC532

Altera Carrier for FMC, Stratix® V (5SGXEA)

  • Single module, mid-size or full-size
  • AMC FPGA based on Altera Stratix® V (5SGXEA) in F1932 package
  • VITA 57.1 FMC HPC Connector (compatible with LPC)
  • AMC Ports 0-15, 17-20 and FMC Ports DP0-9 are routed for high speed SERDES protocols
  • All FMC LA, HA, HB pairs routed bi-directionally
  • High-speed SERDES protocols such as PCIe x4, SRIO, XAUI, 1000Base-X are FPGA programmable
  • Onboard PLL for buffering/multiplying and jitter cleaner (Stratum-3)
  • M-LVDS/LVDS Clock crossbar switch for flexible clock routing
  • 4 GB of DDR3 memory to FPGA (4 channels x 1 GB each)
  • Serial Over LAN (SOL) with hardware RNG
View product AMC532 Data Sheet

FMC227

FMC Dual ADC, 12-bit @ 2.6 GSPS with single DAC 14-bit @ 5.7GSPS

  • Dual AD9625 ADC
    • 4/6 JESD204B lanes from the ADC is routed to the FMC
    • 12-bit @ 2.6 GSPS
    • Wide full power bandwidth supports IF sampling of signals up to 2 GHz
  • Single DAC AD9129 
    • 14-bit @ 5.7 GSPS
  • FPGA Mezzanine Card (FMC) per VITA 57
  • Excellent dynamic performance
  • Front panel interface includes CLK In, Trig In and Trig Out
View product FMC227 Data Sheet

UTC004

3rd Gen MicroTCA Carrier Hub (MCH), 40GbE/PCIe Gen 3

 

  • Unified 1GHz quad-core CPU for MCMC (MicroTCA Carrier Management Controller), Shelf Manager, Clocking, and Fabric management
  • Automatic fail-over with redundant UTC004s
  • 1GbE base switch with dual 100/1000/10G uplink
  • Full Layer 3 managed Ethernet switches
  • Non-blocking PCIe Gen 3, SRIO Gen 2, 10GbE/40GbE, or Crossbar Switch option to AMC fat pipes with options for up to 40GbE uplink
  • Low-jitter M-LVDS clock distribution crossbar matrix
  • PLL synthesizer for generating any clock frequency disciplined to GPS/SyncE/IEEE1588
  • Single module, full size per AMC.0
View product UTC004 Data Sheet

Info request

Create a list of products to inquire about for more information or quote request.