AMC541

Xilinx Zynq® UltraScale+ FPGA with TCI6638 Multicore DSP+ARM, AMC

  • Xilinx Zynq®UltraScale+™ XCZU19EG FPGA Multi Processor System on Chip (MPSoC)
  • TCI6638K2K Multicore DSP+ARM® KeyStone II System-on-Chip (SoC)
  • Dual bank of DDR4 64-bit wide with ECC to FPGA/SOC (16 GB total)
  • Dual banks of DDR3 64-bit wide with ECC to TCI6638 (16 GB total)
  • 3 SFP+ connectors to the front panel
  • PCIe (AMC.1), 10/40GbE (AMC.2), SRIO (AMC.4) capability on Ports 4-7 (x4) and 8-11 (x4) per FPGA load
  • SRIO x4 to DSP via MUX selection
  • GbE on Ports 0,1 (AMC.2)

Download Datasheet Add to Info Request

add to compare
0

The AMC541 is based on the Xilinx Zynq® Ultrascale+ XCZU19EG MPSoC FPGA with embedded Quad-core ARM Cortex-A53 application processing unit, Dual-core ARM Cortex-R5 real-time processing unit, ARM Mali - MP2 GPU. The FPGA has Dual banks of 64-bit DDR4 memory (one bank to the ARM Core and one bank to the FPGA) and includes an SD card.

The AMC541 has the TCI6638K2K communications infrastructure KeyStone SoC, which is a member of the C66x family based on TI’s new KeyStone II Multicore SoC Architecture, designed specifically for high-performance telecommunication, IoT and networking applications. It features eight TMS320C66x DSP core subsystems (C66x CorePacs). The TMS320C66x interfaces to dual 64-bit wide DRAM DDR3.

The flexible architecture including multiplexer allows the FPGA and DSP to interface to the AMC connector in different configurations. The AMC connector Ports 2-3 and 8-11 are linked directly to the FPGA for the core to interface with the host through multiple protocols such as SRIO, PCIe or 10/40GbE. Ports 4-7 can connect directly to the FPGA in addition to Ports 8-11 or connect directly to the DSP with SRIO protocol via MUX selection (DIP-switch selection).

The module also routes GbE on Ports 0 and 1 per AMC.2. The DSP and FPGA are linked via PCIe x2 and GbE.

The onboard, re-configurable FPGA interfaces to the AMC FCLKA (fabric clock) and TCLKA-D (user clocks and triggers) via a clock and jitter cleaner. The module also has a front panel TRIG IN and CLK IN to the clock and jitter cleaner.

The front panel SFP+ cage allows expansion via fiber 1/10GbE or 1/10GbE copper interface.

 

Key Features
  • Xilinx Zynq®UltraScale+™ XCZU19EG FPGA Multi Processor System on Chip (MPSoC)
  • TCI6638K2K Multicore DSP+ARM® KeyStone II System-on-Chip (SoC)
  • Dual bank of DDR4 64-bit wide with ECC to FPGA/SOC (16 GB total)
  • Dual banks of DDR3 64-bit wide with ECC to TCI6638 (16 GB total)
  • 3 SFP+ connectors to the front panel
  • PCIe (AMC.1), 10/40GbE (AMC.2), SRIO (AMC.4) capability on Ports 4-7 (x4) and 8-11 (x4) per FPGA load
  • SRIO x4 to DSP via MUX selection
  • GbE on Ports 0,1 (AMC.2)
Benefits
  • MPSoC FPGA and SoC DSP+ARM combination provides dense signal processing
  • Electrical, mechanical, software, and system-level expertise in house
  • Full system supply from industry leader
  • AS9100 and ISO9001 certified company
Specifications
Specifications

Block diagram

Related Products

AMC725

Xeon E3 Processor, 10GbE, MTCA.4, Double Module, AMC

  • Double-module, mid-size per AMC.0 and MTCA.4
  • Intel® Xeon E3 processor options with PCH
  • DVI graphics (SM750 w/ 16 MB DDR) up to 1920x1440 resolution
  • PCIe Gen3 on ports 4-7 and 8-11 or single PCIe x8 on ports 4-11 (AMC.1)
  • GbE on ports 0 and 1 (AMC.2) and SATA on ports 2 and 3 (AMC.3)
  • PCIe Gen3 x8, dual SATA and quad USB to RTM
  • Dual 10GbE via SPF+ and dual GbE via RJ-45 to front panel
View product AMC725 Data Sheet

UTC004

3rd Gen MicroTCA Carrier Hub (MCH), 40GbE/PCIe Gen 3

 

  • Unified 1GHz quad-core CPU for MCMC (MicroTCA Carrier Management Controller), Shelf Manager, Clocking, and Fabric management
  • Automatic fail-over with redundant UTC004s
  • 1GbE base switch with dual 100/1000/10G uplink
  • Full Layer 3 managed Ethernet switches
  • Non-blocking PCIe Gen 3, SRIO Gen 2, 10GbE/40GbE, or Crossbar Switch option to AMC fat pipes with options for up to 40GbE uplink
  • Low-jitter M-LVDS clock distribution crossbar matrix
  • PLL synthesizer for generating any clock frequency disciplined to GPS/SyncE/IEEE1588
  • Single module, full size per AMC.0
View product UTC004 Data Sheet

VT815

9U MTCA.0/MTCA.4 Chassis with 12 Full-size AMC Slots

  • MTCA Chassis Platform with rear I/O
  • 19” x 9U x 14.9” deep (with handles 16.23” deep)
  • Full redundancy with dual MicroTCA Carrier Hubs (MCH), dual cooling units and 3 PSUs
  • Up to twelve AMCs: 12 full-size double module slots in front with 12 full-size, double module RTM slots available in the rear
  • High-bandwidth (20-lane) connections between adjacent slots
  • High-speed 30 layer passive backplane (40GbE ready)
  • Redundant FRU information devices and carrier locators
  • Telco alarm
View product VT815 Data Sheet

Info request

Create a list of products to inquire about for more information or quote request.