Notice: Undefined variable: video_image_popup in /var/www/clients/client1/web12/web/product.php on line 1084

Dual DAC, 14-bit 5.7 GSPS, Virtex-7, 3U VPX

  • 3U Dual DAC (AD9129) 14-bit @ 5.7 GSPS (2.85 GSPS direct RF synthesis)
  • Xilinx Virtex-7 690T FPGA in FFG-1761 package
  • Internal or external clock with an on-board wideband PLL and clock jitter cleaner
  • Protocols such as PCIe, SRIO, 10GbE/40GbE, etc. are FPGA programmable
  • Triple bank QDR2+ (432 Mb total) and 1 GB DDR3
  • Optional connections on P2
  • Health Management through dedicated Processor

Download Datasheet Add to Info Request

add to compare
0

The VPX529 provides two Analog Devices AD9129. Each chip core is based on a quad switch architecture that enables dual-edge clocking operation, effectively increasing the DAC update rate to 5.7 GSPS when configured for Mix-Mode™ or 2x interpolation.

The high dynamic range and bandwidth enable multi-carrier generation up to 4.2 GHz. The on-board Virtex-7 690T provides signal processing capability for complex waveform generation, appropriate for applications such as SDR, ATE and jamming.

Additional ports are optionally routed to the FPGA from P2, providing the user with flexibility to support custom high-bandwidth interconnects between compatible FPGA modules (depending on backplane capabilities).

The FPGA is supported by FLASH memory for boot image storage, three banks of QDR-II+ for fast data buffering and a further bank of DDR3 for local data.

The module includes a very flexible clocking sub-system, supporting internal or external (backplane or FMC connector) clock source with internal PLL/jitter cleaner.

The unit is available in a range of temperature and shock/vib specifications per ANSI/VITA 47, up to V3 and OS2.

Key Features
  • 3U Dual DAC (AD9129) 14-bit @ 5.7 GSPS (2.85 GSPS direct RF synthesis)
  • Xilinx Virtex-7 690T FPGA in FFG-1761 package
  • Internal or external clock with an on-board wideband PLL and clock jitter cleaner
  • Protocols such as PCIe, SRIO, 10GbE/40GbE, etc. are FPGA programmable
  • Triple bank QDR2+ (432 Mb total) and 1 GB DDR3
  • Optional connections on P2
  • Health Management through dedicated Processor
Benefits
  • Reference design with VHDL source code speeds application development
  • Electrical, mechanical, software, and system-level expertise in house
  • Full system supply from industry leader
  • AS9100 and ISO9001 certified company
Specifications
Specifications

Block diagram

Related Products

VPX004

3U OpenVPX Switch, PCIe Gen 3 with Integrated Health Management

  • Unified 1 GHz quad-core CPU for, Shelf Manager,and Fabric management
  • Automatic fail-over with redundant VPX004
  • 1GbE base switch with dual 100/1000/10G uplink
  • Full Layer 3 managed Ethernet switch
  • Non-blocking PCIe Gen 3
  • PLL synthesizer for generating any clock frequency disciplined to GPS/SyncE/IEEE1588
  • VITA 46 and VITA 65 compliant
View product VPX004 Data Sheet

VPX754

Intel Xeon SoC, 3U VPX, PCIe Gen3

  • 3U VPX module Intel 5th Generation Xeon D-1577, D-1548 or D-1520 (Broadwell) SoC
  • PCIe Gen3 dual x4 or single x8
  • Front-panel video out via micro HDMI
  • Dual GbE ports
  • Dual SATA Gen3 ports
  • Health Management through dedicated Processor
View product VPX754 Data Sheet

VTX870

7U VPX Benchtop Chassis, Six 3U Slots with RTM Support

  • Open VPX benchtop development platform
  • Dedicated Switch/management slot
  • Up to five 3U VPX payload slots
  • Compatible with 0.8 Inch, 0.85 Inch and 1.0 Inch modules
  • Support for Rear Transition Modules (RTMs)
  • Redundant cooling in push/pull bottom-to-top airflow configuration
  • Front panel system health display
  • Optional JTAG Switch Module (JSM)
  • Removable side panels for ease of board probing
View product VTX870 Data Sheet

Info request

Create a list of products to inquire about for more information or quote request.