Notice: Undefined variable: video_image_popup in /var/www/clients/client1/web12/web/product.php on line 1084

Carrier for Dual PMC/XMC, PCIe Gen3, 6U VPX

NEW
  • 6U VPX module VITA 46.0
  • Support for dual PMC/XMC modules
  • Single or Dual PCIe Gen3 x16 to P1/P2 (option load)
  • PCIe x8 to each XMC
  • PCIe virtual domain configuration
  • Dual PMC/XMC user I/O J4 routed to backplane
  • Health Management through dedicated Processor

Download Datasheet Add to Info Request

add to compare
0

The VPX105 is a carrier module (VITA 46) for general purpose XMC/PMC and integrates I/O or processing COTS XMC/PMC modules into a VPX data processing system.

The onboard PCIe Gen3 switch allows XMC high bandwidth data throughput. The module routes 16 lanes of PCIe Gen3 to both P1 and P2 or either one of them by placement option. The configuration allows the routing and segregation of the XMC/PMC by configuring the switch to dual Virtual PCIe domain or single PCIe domain. This configuration is done once by the user, to setup PCIe virtual domains for multi root-complex system architecture.

The PMC sites with onboard PCI-X to PCIe bridge supports 64-bit PCI-X @133 MHz. J4 I/O signals are routed to the P3/P4 or P5/P6 connectors per VITA 46.9.

The XMC site can be supplied with VITA 42.0 or VITA 61.0 interface connectors.

The J14/J16 connectors of the XMC are routed per VITA 46.9. The module supports different backplane pin field assignments to enable rear I/O access for the XMC module. The following profiles are supported:P3w1-P64s (XMC site 1)P5W1-P64s (XMC site 2)P3w1-P64s+P4w1-X12 (XMC site 1)P5w1-P64s+P4w1-X12 (XMC site 2)P3w1-P64s+P4w1-X12d+X8d (XMC site 1)P5w1-P64s+P6w1-X12d+X8d (XMC site 2)P3w3-X38s+P4w1X8d+X12d (XMC site 1)P5w3-X38s+P6w1X8d+X12d (XMC site 2)P3w3-X38s+P4w1-X12d (XMC site 1)P5w3-X38s+P6w1-X12d (XMC site 2)P3w3-X38s+P4w1-X12d+X8d (XMC site 1)P5w3-X38s+P6w1-X12d+X8d (XMC site 2)

The unit is available in a range of temperature and shock/vibration specifications per ANSI/VITA 47. Refer to ordering options.

 

Key Features
  • 6U VPX module VITA 46.0
  • Support for dual PMC/XMC modules
  • Single or Dual PCIe Gen3 x16 to P1/P2 (option load)
  • PCIe x8 to each XMC
  • PCIe virtual domain configuration
  • Dual PMC/XMC user I/O J4 routed to backplane
  • Health Management through dedicated Processor
Benefits
  • High bandwidth to each XMC
  • Standard I/O interface to backplane
  • Standard flexible connectivity to backplane
  • Virtual domain capability
  • Design utilizes proven VadaTech subcomponents and engineering techniques
  • Electrical, mechanical, software, and system-level expertise in house
  • Full system supply from industry leader
  • AS9100 and ISO9001 certified company
Specifications
Specifications

Block diagram

Related Products

VPX516

3U FPGA Carrier for FMC, Xilinx Virtex-7, 3U VPX

  • 3U FPGA carrier for FPGA Mezzanine Card (FMC) per VITA 46 and VITA 57
  • Xilinx Virtex-7 690T FPGA in FFG-1761 package
  • High-performance clock jitter cleaner
  • VHDL reference design with source code
  • Protocols such as PCIe, SRIO, 10GbE/40GbE, etc. are FPGA programmable
  • Compatible with VadaTech and 3rd party FMCs
  • 2.5 GB of DDR3 Memory
  • Health Management through dedicated Processor
View product VPX516 Data Sheet

VPX592

FPGA/FMC Carrier, Kintex UltraScale™, 3U VPX

  • 3U FPGA carrier for FPGA Mezzanine Card (FMC) per VITA 46 and VITA 57
  • Xilinx Kintex UltraScale™  XCKU115 FPGA
  • High-performance clock jitter cleaner
  • VHDL reference design with source code
  • Protocols such as PCIe, SRIO, 10GbE/40GbE, etc. are FPGA programmable
  • Compatible with VadaTech and 3rd party FMCs
  • 20 GB of DDR4 Memory (2 banks of 64-bit wide, and single bank of 32-bit wide)
  • Health Management through dedicated Processor
View product VPX592 Data Sheet

VPX599

Dual ADC @ 6.4 GSPS and Dual DAC @ 12 GSPS, UltraScale™, 3U VPX

  • 3U FPGA Dual ADC and Dual DAC per VITA 46
  • Xilinx Kintex UltraScale™ XCKU115 FPGA
  • Dual ADC 12-bit @ 6.4 GSPS or quad ADC at 3.2 GSPS with TI ADC12DJ3200
  • Option for ADC12DJ3200 or ADC12DJ2700
  • Dual DAC 16-bit @ 12 GSPS (AD9162 or AD9164)
  • High-performance clock jitter cleaner
  • VHDL reference design with source code
  • Protocols such as PCIe, SRIO, 10GbE/40GbE, etc.are FPGA programmable
  • 16 GB of DDR4 Memory (64-bit wide)
  • Health Management through dedicated Processor
View product VPX599 Data Sheet

Info request

Create a list of products to inquire about for more information or quote request.