Triple Sine Wave Local Oscillator (LO) with attenuation control
- Triple OCXO Sine Wave output channels
- Programmable attenuator and amplifier per channel
- Filtered and amplified output
- Attenuation configuration via Port 0 (GbE) or front panel serial port
- Single-module mid-size (option for full-size)
Download Datasheet Add to Info Request
add to compare
The AMC903 outputs three sine wave clocks via SSMC connectors. The analog signals are attenuated, amplified, filtered and amplified again before being output via SSMC connectors. The attenuation is dynamic and user configurable by an on-board management processor, which is accessed through the backplane port 0 (GbE) or front panel RS-232 interface.
The Modules utilize Ultra Low Phase Noise OCXO with a noise floor as low as ‑178dBc/Hz. The module is designed for applications that demand extremely low noise sources, including the reference oscillator for phase-locked loop in microwave spectrum.
VadaTech can provide the LO with customer specific frequencies. The default configuration is 60.000000 MHz, 64.000000 MHz and 312.000000 MHz. Typical maximum output power is about 22 dBm per clock output.
Key Features
- Triple OCXO Sine Wave output channels
- Programmable attenuator and amplifier per channel
- Filtered and amplified output
- Attenuation configuration via Port 0 (GbE) or front panel serial port
- Single-module mid-size (option for full-size)
Benefits
- Programmable gain/attenuation provides signal conditioning such as may be needed for ADC/DAC clocks
- Design utilizes proven VadaTech subcomponents and engineering techniques
- Electrical, mechanical, software, and system-level expertise in house
- Full system supply from industry leader
- AS9100 and ISO9001 certified company
Specifications
Block diagram
Related Products
AMC526
AMC Dual ADC, Virtex-7, 12-Bit @ 2.6 GSPS
- Single module, mid-size per AMC.0
- Conduction cooled version available
- Dual ADC, 12-Bit @ 2.6 GSPS (AD9625) in single module, mid-size
- Xilinx Virtex-7 690T FPGA in FFG-1761 package
- Quad bank QDR-II+ memory (576 Mb total) and 1Gb DDR3
- AMC Ports 4-11 are routed to FPGA per AMC.1, AMC.2 and AMC.4 (PCIe, SRIO, XAUI, etc. are FPGA programmable)
- AMC Ports 12-15 and 17-20 optionally routed to the FPGA
- Internal, external or backplane clock with onboard Wideband PLL
- IPMI 2.0 compliant
View product
AMC526 Data Sheet
AMC527
AMC FPGA Carrier for FMCs, Virtex-7, QDR-II+
- Xilinx Virtex-7 690T FPGA in FFG-1761 package
- Quad bank QDR-II+ memory (576 Mb total) and 1GB DDR3
- Conduction cooled version available
- Single module, mid-size per AMC.0
- AMC Ports 4-11 are routed to FPGA per AMC.1, AMC.2 and AMC.4 (PCIe, SRIO,XAUI, etc. are FPGA programmable)
- AMC Ports 12-15 and 17-20 optionally routed to the FPGA
- Internal, external or backplane clock with onboardwide-band PLL
- IPMI 2.0 compliant
View product
AMC527 Data Sheet
AMC592
Kintex UltraScale FPGA Carrier for FMC, AMC
- Single module, mid-size AMC (full-size optional)
- AMC FPGA carrier for FMC per VITA 57
- Xilinx UltraScale™ XCKU115 FPGA
- Supported by DAQ Series™ data acquisition software
- AMC Ports 12-15 and 17-20 are routed to the FPGA for direct FPGA to FPGA board communication
- AMC Ports 4-11 are routed to FPGA per AMC.1, AMC.2 and AMC.4 (protocols such as PCIe, SRIO, 1/10/40GbE, etc. are FPGA programmable)
- Two banks of 64-bit wide and a single bank of 32-bitwide DDR4 for a total of 20 GB
- AMC FCLKA, TCLKA, TCLKB, TCLKC and TCLKD are routed
View product
AMC592 Data Sheet
Info request
Create a list of products to inquire about for more information or quote request.
