FMC227

FMC Dual ADC, 12-bit @ 2.6 GSPS with single DAC 14-bit @ 5.7GSPS

  • Dual AD9625 ADC
    • 4/6 JESD204B lanes from the ADC is routed to the FMC
    • 12-bit @ 2.6 GSPS
    • Wide full power bandwidth supports IF sampling of signals up to 2 GHz
  • Single DAC AD9129 
    • 14-bit @ 5.7 GSPS
  • FPGA Mezzanine Card (FMC) per VITA 57
  • Excellent dynamic performance
  • Front panel interface includes CLK In, Trig In and Trig Out

Download Datasheet Add to Info Request

add to compare
0

The FMC227 is an FPGA Mezzanine Carrier (FMC) per VITA 57 specification. The board has dual ADC and single DAC. The first ADC routes 6 lanes of JESD204B and the second ADC routes only 4 lanes.

The FMC227 utilizes dual AD9625 ADCs providing 12-bit conversion rates of up to 2.6 GSPS and a single DAC AD9129 providing 14-bit conversion rates of up to 5.6 GSPS.

The analog input, digital output, clock and trigger interfaces of the FMC227 are routed via SSMC connectors. The internal clock frequency is programmable and the clock is capable of locking to an external reference.

Key Features
  • Dual AD9625 ADC
    • 4/6 JESD204B lanes from the ADC is routed to the FMC
    • 12-bit @ 2.6 GSPS
    • Wide full power bandwidth supports IF sampling of signals up to 2 GHz
  • Single DAC AD9129 
    • 14-bit @ 5.7 GSPS
  • FPGA Mezzanine Card (FMC) per VITA 57
  • Excellent dynamic performance
  • Front panel interface includes CLK In, Trig In and Trig Out
Benefits
  • High dynamic range for versatility in video/broadcast requirements
  • Ideal for Broadband communications systems, Wireless infrastructure, LTE, ATE, RADAR/Jamming
  • Compatible with a broad range of Xilinx- and Altera-based FMC carriers from VadaTech and others
  • Electrical, mechanical, software, and system-level expertise in house
  • Full system supply from industry leader
  • AS9100 and ISO9001 certified company
Specifications
Specifications

Block diagram

Related Products

AMC515

AMC FPGA Carrier for FMC, Virtex-7

  • AMC FPGA carrier for FPGA Mezzanine Card (FMC) per VITA-57
  • Xilinx Virtex-7 XC7V2000T in 1925 package
  • AMC Ports 4-11 are routed to FPGA (protocols such as PCIe, SRIO, XAUI, etc. are FPGA programmable)
  • AMC FCLKA, TCLKA, TCLKB, TCLKC and TCLKD
  • On board PLL for buffering/multiplying and jitter cleaner
  • Option for 2GB of DDR3 memory to FPGA
  • On board Freescale QorIQ PPC2040 with 2 GB DDR-III
  • Serial Over LAN (SOL) with hardware RNG
View product AMC515 Data Sheet

FMC210

FMC ADC 10-bit @ 2.6 GSPS Module

  • FPGA Mezzanine Card (FMC) per VITA-57
  • Single ADC EV10AS150B @2.5 GSPS
  • Single module
  • 5 GHz Full Power Input Bandwidth (-3dB)
  • True single core architecture (no calibration required)
  • External Interleaving:Full scale analog input Voltage Span 500mVpp
    • Gain Adjust
    • Offset Adjust
    • Sampling Delay Adjust
  • All front panel input/outputs are via MMCX:
    • Analog Input
    • Reference clock
    • Trig in/out
    • General purpose I/O
  • Super low phase noise RF PLL Synthesizer
View product FMC210 Data Sheet

FMC214

70 MHz to 6 GHz Dual Versatile Wideband Transceiver (MIMO), FMC

  • Dual complete transceiver signal chain solution using Analog Devices AD9361 transceiver
  • Frequency range 70 MHz to 6 GHz with instantaneous bandwidth from 200 kHz to 56 MHz
  • MIMO transceiver is Time Domain Duplex (TDD) and Frequency Domain Duplex (FDD) compatible
  • Supported by DAQ Series™ data acquisition software
  • FPGA Mezzanine Card (FMC) per VITA 57
  • Multiplexed 2x RF inputs on each RF channel
  • On-board clocking with multi-card synchronization capability
  • Low Pin Count (LPC) 160-pin connector
View product FMC214 Data Sheet

Info request

Create a list of products to inquire about for more information or quote request.