Choose your region:  

(change)
 |  Product Finder  |  Contact Us
VadaTech
Home
Products

By Part Number

Product Finder

By Function

By Architecture

Software & Tools

Design Services/
Custom Products

Products Download
Center Portal
Industries

Communications/Cloud Computing

Energy

Industrial Automation

Medical

MIL/Aero

Research/Physics

Transportation

Capabilities

Validation/Test

Thermal Management

Custom Solutions

Lifecycle Management

System Integration

Technologies

Data Acquisition

Storage Modules

Switching

Networking

Signal Processing

Software & Tools

Shelf Management

Ruggedized Platforms

ATCA for Military & Aerospace

Newsroom
About Us

Company Profile

Quality Assurance

Specs/Compliance

Customer Support

Manufacturing

Careers

Partners

Legal Center

Contact Us

You are here: HomeProductsFMC A/D D/AFMC219

FMC219

FMC High-speed Dual DAC 14-bit at 2.5 GSPS with Wide-band PLL on board

  • FPGA Mezzanine Card (FMC) per VITA 57
  • Dual AD9739 DAC 14-bit at 2.5 GSPS
  • 2 Vpp differential analog output swing
  • Programmable DSP clock
  • Front panel GPIO (5 LVDS, or 10 single ended)
  • Dynamic performance
    • 8 QAM carriers @ 400 MHz IF –71 dBc
    • 16 QAM carriers @ 400 MHz IF –68 dBc
    • 32 QAM carriers @ 400 MHz IF –65 dBc
    • 72 QAM carriers @ 600 MHz IF –61 dBc
  • Single tone NSD @ 2.4 GSPS
    • 166 dBm/Hz @ 100 MHz IF
    • 162 dBm/Hz @ 1 GHz IF
  • Connection via SSMC
    • Analog out
    • Reference clock input
    • TRIG input

Download Datasheet Add to Info Request

add to compare
0

The FMC219 is an FPGA Mezzanine Module per VITA 57 specification. The FMC219 hasdual DAC 14-bit at 2.5 GSPS. The DAC converter utilizes the Analog Devices AD9739.

The FMC219 is designed for synthesizing of broadband signals, with enhanced linearity andband flatness performances. The two DAC are cable of synchronization with incoming databetween the two. The module has an on board wide-band low-jitter clock generation. ThePLL could also synchronize to an external clock input or the on board clock.

The Analog output can be programmed for +/- 1V.

Key Features
  • FPGA Mezzanine Card (FMC) per VITA 57
  • Dual AD9739 DAC 14-bit at 2.5 GSPS
  • 2 Vpp differential analog output swing
  • Programmable DSP clock
  • Front panel GPIO (5 LVDS, or 10 single ended)
  • Dynamic performance
    • 8 QAM carriers @ 400 MHz IF –71 dBc
    • 16 QAM carriers @ 400 MHz IF –68 dBc
    • 32 QAM carriers @ 400 MHz IF –65 dBc
    • 72 QAM carriers @ 600 MHz IF –61 dBc
  • Single tone NSD @ 2.4 GSPS
    • 166 dBm/Hz @ 100 MHz IF
    • 162 dBm/Hz @ 1 GHz IF
  • Connection via SSMC
    • Analog out
    • Reference clock input
    • TRIG input
Benefits
  • Array of FMC’s and FMC carriers available from VadaTech
  • Design utilizes proven VadaTech subcomponents and engineering techniques
  • Electrical, mechanical, software, and system-level expertise in house
  • Full system supply from industry leader
  • AS9100 and ISO9001 certified company
Specifications
Specifications

Block diagram

Related Products
AMC516 - Virtex-7 FPGA Carrier for FMC, AMC

AMC516

Virtex-7 FPGA Carrier for FMC, AMC

  •  AMC FPGA carrier for FMC per VITA-57
  • Xilinx Virtex-7 690T FPGA in FFG-1761 package with optional P2040
  • Supported by DAQ Series™ data acquisition software
  • AMC Ports 12-15 and 17-20 are routed to the FPGA
  • AMC Ports 4-11 are routed to FPGA per AMC.1, AMC.2 and AMC.4 (protocols such as PCIe, SRIO, XAUI, etc. are FPGA programmable)
  • AMC FCLKA, TCLKA, TCLKB, TCLKC and TCLKD are routed
  • Single module, mid-size AMC (full-size optional)
  • Clock jitter cleaner
  • IPMI 2.0 compliant
View product AMC516 Data Sheet
AMC532 - Altera Carrier for FMC, Stratix® V (5SGXEA)

AMC532

Altera Carrier for FMC, Stratix® V (5SGXEA)

  • Single module, mid-size or full-size
  • AMC FPGA based on Altera Stratix® V (5SGXEA) in F1932 package
  • VITA 57.1 FMC HPC Connector (compatible with LPC)
  • AMC Ports 0-15, 17-20 and FMC Ports DP0-9 are routed for high speed SERDES protocols
  • All FMC LA, HA, HB pairs routed bi-directionally
  • High-speed SERDES protocols such as PCIe x4, SRIO, XAUI, 1000Base-X are FPGA programmable
  • Onboard PLL for buffering/multiplying and jitter cleaner (Stratum-3)
  • M-LVDS/LVDS Clock crossbar switch for flexible clock routing
  • 4 GB of DDR3 memory to FPGA (4 channels x 1 GB each)
  • Serial Over LAN (SOL) with hardware RNG
View product AMC532 Data Sheet
FMC210 - FMC ADC 10-bit @ 2.6 GSPS Module

FMC210

FMC ADC 10-bit @ 2.6 GSPS Module

  • FPGA Mezzanine Card (FMC) per VITA-57
  • Single ADC EV10AS150B @2.5 GSPS
  • Single module
  • 5 GHz Full Power Input Bandwidth (-3dB)
  • True single core architecture (no calibration required)
  • External Interleaving:Full scale analog input Voltage Span 500mVpp
    • Gain Adjust
    • Offset Adjust
    • Sampling Delay Adjust
  • All front panel input/outputs are via MMCX:
    • Analog Input
    • Reference clock
    • Trig in/out
    • General purpose I/O
  • Super low phase noise RF PLL Synthesizer
View product FMC210 Data Sheet
Contact Sales Team
Where to buy
Quality Assurance

Info request

Create a list of products to inquire about for more information or quote request.
Submit
Home|Literature|Site Map|Careers|Privacy Statement