Log in

You are accessing a protected product information and must login.

If you are a VadaTech customer and have not yet registered, please contact sales@vadatech.com to provide you VadaTech customer account information.

I accept VadaTech copyright information.

Register

(Reload image)

Submit

Change Password

Submit

Forgot Password

Please enter your email registered at VadaTech and we will send you your password.

Submit

Back to login

You are here: HomeProductsVPXA/D & D/AVPX FPGA A/D D/AVPX589

VPX589

(similar products)

Dual ADC @ 10.4 or 6.4 GSPS and Dual DAC @ 12 GSPS, Virtex UltraScale+™, 3U VPX

Xilinx Virtex UltraScale+™ XCVU13P FPGA
Dual ADC 12-bit @ 10.4/6.4 GSPS or quad ADC @ 5.2/3.2 GSPS with TI ADC12DJ5200 or ADC12DJ3200
Option for ADC12DJ5200, ADC12DJ3200 or ADC12DJ2700
Dual DAC 16-bit @ 12 GSPS (AD9162 or AD9164)
16 SERDES as PCIe/SRIO/10GbE/40GbE/Aurora to P1
8 SERDES as PCIe/SRIO/10GbE/40GbE/Aurora to P2
Clock Jitter cleaner
Option for Direct RF Clock sampling for the ADC/DAC
Single bank of DDR4 64-bit wide 8 GB Total
Health Management through dedicated Processor

Download Datasheet Add to Info Request

add to compare

The VPX589 provides dual ADC sampling rates of up to 10.4/6.4 GSPS at a 12-bit resolution (TI ADC12DJ5200, ADC12DJ3200 or ADC12DJ2700) or quad inputs at 3.2 GSPS. Also, dual DAC delivers update rates of up to 12 GSPS and incorporates direct RF synthesis capable of 6 GSPS at a 16-bit resolution (Analog Devices AD9162 or AD9164). This makes VPX589 suitable for signal capture/analysis applications such as COMINT/SIGINT, radar, research and instrumentation.

The unit has an onboard Virtex UltraScale+™ XCVU13P FPGA that directly interface with ADC/DAC and a bank of 64-bit wide DDR4 memory channels with a total of 8 GB memory.

The module routes x16 SERDES to P1 which can run any protocol (i.e PCIe/SRIO/10G/40G/Aurora) and x8 SERDES with 16 LVDS signals to P2.

The unit is available in a range of temperature and shock/vib specifications per ANSI/VITA 47, up to V3 and OS2.

Please contact VadaTech for details of Conduction Cooled versions.

Key Features

Xilinx Virtex UltraScale+™ XCVU13P FPGA
Dual ADC 12-bit @ 10.4/6.4 GSPS or quad ADC @ 5.2/3.2 GSPS with TI ADC12DJ5200 or ADC12DJ3200
Option for ADC12DJ5200, ADC12DJ3200 or ADC12DJ2700
Dual DAC 16-bit @ 12 GSPS (AD9162 or AD9164)
16 SERDES as PCIe/SRIO/10GbE/40GbE/Aurora to P1
8 SERDES as PCIe/SRIO/10GbE/40GbE/Aurora to P2
Clock Jitter cleaner
Option for Direct RF Clock sampling for the ADC/DAC
Single bank of DDR4 64-bit wide 8 GB Total
Health Management through dedicated Processor